

DIGITAL LOGIC DESIGN

VHDL Coding for FPGAs


Unit 4

✓ *STRUCTURAL DESCRIPTION*

- Hierarchical design: port-map, for-generate, if-generate.
- Examples: Adder, ALU, Look-up Table.
- Introduction to Parametric Coding.

✓ *STRUCTURAL DESCRIPTION*

- Circuits are described via interconnection of its subcircuits. These subcircuits can be described in a similar manner using concurrent code and/or sequential code.
- **Example:** Multiplexor 2-to-1.




- ✓ This case is trivial, since the interconnection is realized via logic operators, but nevertheless it is an example of structural description.

✓ *STRUCTURAL DESCRIPTION*

- **Example:** 4-to-16 decoder


- We can describe this decoder in a structured fashion based on 2-to-4 decoders.

- However, we can also describe the 4-to-16 decoder using the with-select statement.



✓ *STRUCTURAL DESCRIPTION*

- **Example:** DLX Processor
- In this type of systems, it is best to describe each component first, then assemble them to build the large system.
- We do not need to see such large system to realize the importance of the Structural Description.






✓ *STRUCTURAL DESCRIPTION*

- Many circuits can be described entirely in one single block: we can use the behavioral description, and/or concurrent statements (with-select, when-else).
- However, it is advisable not to abuse of this technique since it makes: i) the code less readable, ii) the circuit verification process more cumbersome, and iii) circuits improvements less evident.
- The structural description allows for a hierarchical design: we can view the entire circuit as the pieces it is made of, then identify critical points and/or propose improvements on each piece.
- It is always convenient to have basic building blocks from which we can build more complex circuits. This also allows building blocks (or sub-systems) to be re-used in a different circuit.

✓ *STRUCTURAL DESCRIPTION*

- **Example:** 4-bit add/sub for numbers in 2's complement
- The circuit can be described in one single block. However, it is best to describe the Full Adder as a block in a separate file (`full_add.vhd`), then use as many full adders to build the 4-bit adder.
- The place where we use and connect as many full adders as desired, and possibly add extra circuitry is called the 'top file' (`my_addsub.vhd`). This creates a hierarchy of files in the VHDL project:



✓ 4-bit 2's complement Adder

- Full Adder: VHDL Description (fulladd.vhd):


```
library ieee;  
use ieee.std_logic_1164.all;
```

```
entity fulladd is  
  port ( cin, x, y: in std_logic;  
         s, cout: out std_logic);  
end fulladd;
```

```
architecture struct of fulladd is  
begin
```

```
  s <= x xor y xor cin;  
  cout <= (x and y) or (x and cin) or (y and cin);
```

```
end struct;
```



✓ 4-bit 2's complement Adder

- Top file (my_addsub.vhd): We need 4 full adders block and extra logic circuitry.

```
library ieee;  
use ieee.std_logic_1164.all;  
  
entity my_addsub is  
  port ( addsub: in std_logic;  
        x,y: in std_logic_vector(3 downto 0);  
        s: out std_logic_vector(3 downto 0);  
        cout, overflow: out std_logic);  
end my_addsub;
```

In order to use the file 'fulladd.vhd' into the top file, we need to declare it in the top file:

```
architecture struct of my_addsub is  
  component fulladd  
    port ( cin, x, y: in std_logic;  
          s, cout: out std_logic);  
  end component;  
  
  signal c: std_logic_vector(4 downto 0);  
  signal yt: std_logic_vector(3 downto 0);  
  
begin -- continued on next page
```

We copy what is in the entity of full_add.vhd

✓ 4-bit 2's complement Adder

- Here, we:
 - Insert the required extra circuitry (xor gates and I/O connections).
 - Instantiate the full adders and interconnect them (using the **port map** statement)

-- continuation from previous page

```
c(0) <= addsub; cout <= c(4);  
overflow <= c(4) xor c(3);
```

```
yt(0) <= y(0) xor addsub; yt(1) <= y(1) xor addsub;  
yt(2) <= y(2) xor addsub; yt(3) <= y(3) xor addsub;
```

```
f0: fulladd port map(cin=>c(0), x=>x(0), y=>yt(0), s=>s(0), cout=>c(1));  
f1: fulladd port map(cin=>c(1), x=>x(1), y=>yt(1), s=>s(1), cout=>c(2));  
f2: fulladd port map(cin=>c(2), x=>x(2), y=>yt(2), s=>s(2), cout=>c(3));  
f3: fulladd port map(cin=>c(3), x=>x(3), y=>yt(3), s=>s(3), cout=>c(4));
```

```
end struct;
```


✓ 4-bit 2's complement Adder

- Use of '*port map*' statement:

`port map (signal in full adder => signal in top file, ...)`

- Instantiating and connecting the first full adder:

```
f0: fulladd port map(cin=>c(0), x=>x(0), y=>yt(0), s=>s(0), cout=>c(1));
```




✓ 4-bit 2's complement Adder

- Use of '*port map*' statement:

`port map (signal in full adder => signal in top file, ...)`

- Instantiating and connecting the second full adder:


```
f1: fulladd port map(cin=>c(1), x=>x(1), y=>yt(1), s=>s(1), cout=>c(2));
```



RECRLab
Reconfigurable Computing Research Laboratory

- ```
port map (signal in full adder => signal in top file, ...)
```

- ```
f2: fulladd port map (cin=>c(2), x=>x(2), y=>y(2), s=>s(2), cout=>c(3));
```




✓ 4-bit 2's complement Adder

- Use of '*port map*' statement:

`port map (signal in full adder => signal in top file, ...)`

- Instantiating and connecting the fourth full adder:

```
f3: fulladd port map(cin=>c(3), x=>x(3), y=>yt(3), s=>s(3), cout=>c(4));
```



✓ *FOR-GENERATE* Statement

- In the 4-bit adder example, if we wanted to use say 8 bits, we would need to instantiate 8 full adders and write 8 port map statements.
- Instantiating components can be a repetitive task, thus the ***for-generate*** statement is of great help here:

```
yt(0) <= y(0) xor addsub; yt(1) <= y(1) xor addsub;  
yt(2) <= y(2) xor addsub; yt(3) <= y(3) xor addsub;  
  
f0: fulladd port map(cin=>c(0), x=>x(0), y=>yt(0), s=>s(0), cout=>c(1));  
f1: fulladd port map(cin=>c(1), x=>x(1), y=>yt(1), s=>s(1), cout=>c(2));  
f2: fulladd port map(cin=>c(2), x=>x(2), y=>yt(2), s=>s(2), cout=>c(3));  
f3: fulladd port map(cin=>c(3), x=>x(3), y=>yt(3), s=>s(3), cout=>c(4));
```

-- continuation from previous page

```
c(0) <= addsub; cout <= c(4);  
overflow <= c(4) xor c(3);
```

```
gi: for i in 0 to 3 generate  
    yt(i) <= y(i) xor addsub;  
    fi: fulladd port map(cin=>c(i), x=>x(i), y=>yt(i), s=>s(i), cout=>c(i+1));  
end generate;  
end struct;
```

✓ INTRODUCTION TO PARAMETRIC CODING

- N-bit adder/subtractor. We can choose the value of N in the entity.

```
library ieee;
use ieee.std_logic_1164.all;

entity my_addsub is
  generic (N: INTEGER:= 4);
  port( addsub      : in std_logic;
        x, y       : in std_logic_vector (N-1 downto 0);
        s          : out std_logic_vector (N-1 downto 0);
        overflow   : out std_logic;
        cout       : out std_logic);
end my_addsub;
```

- The architecture code is tweaked so as to make it parametric.

```
architecture structure of my_addsub is
  component fulladd
    port( cin, x, y : in std_logic;
          s, cout  : out std_logic);
  end component;
```

Example: Parametric N-bit adder/subtractor in 2's complement:

- **my_addsub.zip:**
my_addsub.vhd,
fulladd.vhd
tb_my_addsub.vhd,
my_addsub.xdc

```
  signal c: std_logic_vector (N downto 0);
  signal yx: std_logic_vector (N-1 downto 0);
begin
  c(0) <= addsub; cout <= c(N);
  overflow <= c(N) xor c(N-1);
  gi: for i in 0 to N-1 generate
    yx(i) <= y(i) xor addsub;
    fi: fulladd port map (cin=>c(i), x=>x(i), y=>yx(i),
                          s=>s(i), cout=>c(i+1));
  end generate;
end structure;
```

✓ INTRODUCTION TO PARAMETRIC CODING

- **Example:** N-bit adder/subtractor.

- **Testbench:** Use of '*for loop*' inside the stimulus process to generate all possible input combinations.

- **Parametric Testbench:** It depends on **N**, which must match the hardware description

```
y<="0000"; x<="0000"; wait for 10 ns;
y<="0000"; x<="0001"; wait for 10 ns;
...
y<="0000"; x<="1111"; wait for 10 ns;
y<="0001"; x<="0000"; wait for 10 ns;
y<="0001"; x<="0001"; wait for 10 ns;
...
y<="0001"; x<="1111"; wait for 10 ns;
...
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all; -- for conv_std_logic_vector

entity tb_my_addsub is
    generic (N: INTEGER:= 4); -- must match the HW description
end tb_my_addsub;

architecture structure of my_addsub is
    component my_addsub -- Do not do 'generic map' in testbench
        port( addsub      : in std_logic;
              x, y        : in std_logic_vector (N-1 downto 0);
              s           : out std_logic_vector (N-1 downto 0);
              overflow,cout : out std_logic);
    end component;

    -- Inputs
    signal addsub: std_logic:='0';
    signal x,y: std_logic_vector (N-1 downto 0) := others => '0';


    -- Outputs
    signal overflow, cout: std_logic;
    signal s: std_logic_vector (N-1 downto 0);

begin
    uut: my_addsub port map (addsub, x, y, s, overflow, cout);
    st: process
    begin
        wait for 100 ns;
        addsub <= '0'; -- Pick '1' to test subtraction
        gi: for i in 0 to 2**N-1 loop
            y <= conv_std_logic_vector(i,N);
            gj: for j in 0 to 2**N-1 loop
                x <= conv_std_logic_vector(j,N); wait for 10 ns;
            end loop;
        end loop;

        wait;
    end process;
end;
```

✓ Example: Arithmetic Logic Unit

- This circuit executes two types of operations: logic (or bit-wise) and arithmetic.
- The arithmetic unit and the logic unit are described in different VHDL files.
- The arithmetic unit relies heavily on the parametric adder/subtractor unit.
- The VHDL code is parameterized so as to allow for two N-bit operands.
- The 'sel' inputs selects the operation to be carried on (as per the table).




➤ my_alu.zip:

```
my_alu.vhd,  
my_alu_arith.vhd,  
my_alu_logic.vhd,  
my_addsub.vhd,  
fulladd.vhd  
tb_my_alu.vhd
```

sel	Operation	Function	Unit
0 0 0 0	y <= a	Transfer 'a'	Arithmetic
0 0 0 1	y <= a + 1	Increment 'a'	
0 0 1 0	y <= a - 1	Decrement 'a'	
0 0 1 1	y <= b	Transfer 'b'	
0 1 0 0	y <= b + 1	Increment 'b'	
0 1 0 1	y <= b - 1	Decrement 'b'	
0 1 1 0	y <= a + b	Add 'a' and 'b'	
0 1 1 1	y <= a - b	Subtract 'b' from 'a'	
1 0 0 0	y <= NOT a	Complement 'a'	Logic
1 0 0 1	y <= NOT b	Complement 'b'	
1 0 1 0	y <= a AND b	AND	
1 0 1 1	y <= a OR b	OR	
1 1 0 0	y <= a NAND b	NAND	
1 1 0 1	y <= a NOR b	NOR	
1 1 1 0	y <= a XOR b	XOR	
1 1 1 1	y <= a XNOR b	XNOR	

✓ Example: 6-to-6 LUT

- The LUT contents (64 bytes) are specified as a set of 6 parameters. These 6 parameters are 'generics' in the VHDL code.
- Note that if the parameters are modified, we will get a different circuit that needs to be re-synthesized. In other words, the LUT contents are NOT inputs to the circuit.



➤ **my6to6LUT.zip:** my6to6LUT.vhd, my6to1LUT.vhd, my5to1LUT.vhd, my4to1LUT.vhd, tb_my6to6LUT.vhd, my6to6LUT.ucf